## Computer Architecture

Chapter 3 - Instruction-Level Parallelism

## Software Techniques - Code Scheduling

The straightforward RISC-V code, not scheduled for the pipeline, looks like this:

Loop: fld f0,0(x1) //f0=array element
fadd.d f4,f0,f2 //add scalar in f2
fsd f4,0(x1) //store result
addi $\quad x 1, x 1,-8 \quad / / d e c r e m e n t$ pointer //8 bytes (per DW)
bne $\quad x 1, x 2$, Loop //branch x1 $\neq x 2$

Without any scheduling, the loop will execute as follows, taking nine cycles:

| Loop: |  |  | Clock cycle issued |
| :---: | :---: | :---: | :---: |
|  | fld | f0,0(x1) | 1 |
|  | stall |  | 2 |
|  | fadd.d | f4,f0,f2 | 3 |
|  | stall |  | 4 |
|  | stall |  | 5 |
|  | fsd | f4,0(x1) | 6 |
|  | addi | x1,x1,-8 | 7 |
|  | bne | x1, x2, Loop | 8 |

We can schedule the loop to obtain only two stalls and reduce the time to seven cycles:

| Loop: | fld | $f 0,0(\times 1)$ |
| :--- | :--- | :--- |
|  | addi | $\times 1, \times 1,-8$ |
|  | fadd.d | $f 4, f 0, f 2$ |
|  | stall |  |
|  | stall |  |
|  | fsd | $f 4,8(\times 1)$ |
|  | bne | $\times 1, \times 2$, Loop |

The stalls after fadd. $d$ are for use by the $f s d$, and repositioning the add $i$ prevents the stall after the f1d.

## Loop Unrolling

## - Unrolled 4 times

Here is the result after merging the addi instructions and dropping the unnecessary bne operations that are duplicated during unrolling. Note that $\times 2$ must now be set so that Regs[x2]+32 is the starting address of the last four elements.

```
Loop: fld f0,0(x1)
    fadd.d f4,f0,f2
    fsd f4,0(x1) //drop addi & bne
    fld f6,-8(x1)
    fadd.d f8,f6,f2
    fsd f8,-8(x1) //drop addi & bne
    fld f0,-16(x1)
    fadd.d f12,f0,f2
    fsd f12,-16(x1) //drop addi & bne
    fld f14,-24(x1)
    fadd.d f16,f14,f2
    fsd f16,-24(x1)
    addi x1,x1,-32
    bne x1,x2,Loop
```


## Unrolled and Scheduled

Example Show the unrolled loop in the previous example after it has been scheduled for the pipeline with the latencies in Figure 3.2.

```
Loop: fld f0,0(xl)
    fld f6,-8(x1)
    fld f0, 16(x1)
```



```
    fadd.d f4,fo,f2
    fadd.d f8,f6,f2
    fadd.d f12,f0,f2
    fadd.d f16,f14,f2
    fsd f4,0(x1)
    fsd f8,-8(x1) -16
    fsd f12,16(<1) -24
    fsd f16,8(*1)
    addi x1,x1,-32
    bne x1,x2,Loop
```

The execution time of the unrolled loop has dropped to a total of 14 clock cycles, or 3.5 clock cycles per element, compared with 8 cycles per element before any unrolling or scheduling and 6.5 cycles when unrolled but not scheduled.

## Dynamic Scheduling - Tomasulo's Algorithm

## Some issues with pipelining

- Memory - unpredictable retrieval speed - cache behavior
- A stall in one instruction causes entire pipeline to stall
- Long-executing instructions cause long stalls
- Independent instructions get stalled, even though they could execute
- Out-of-order execution might cause WAR and WAW hazards (name dependences and anti-dependences)
- Doesn't allow deep speculation
- Not easy to add additional functional units (adders, multipliers, etc.)


## The "Big Mac" Analogy

- The McDonalds drive-up window is a pipeline ("In-order-issue")
- If a customer's Big Mac ("operand") is not ready, it stalls the pipeline
- If the wait is long, customer is asked to pull out of the way and wait in a separate parking space ("reservation station"). This allows the pipeline to move again ("eliminates the stall")
- When Big Mac is done, employee delivers it to customer
- "Out-of-order" completion.


## New plan for instruction execution

- Issue (or dispatch) - instructions are submitted in-order for execution. Instruction waits in a reservation station until operands are available.
- Execute - when all operands are available, instruction is submitted to an appropriate functional unit.
- Write Result - when result is available, write it to the Common Data Bus, which distributes result to reservation station operands and register


Figure 3.10 The basic structure of a RISC-V floating-point unit using Tomasulo's algorithm. Instruction

## Reservation Station Fields

- Op - operation to perform on operands S1 and S2
- Qj, Qk - Reservation stations that will produce operand values for S1 and S2
- Vj, Vk - Value of source operands, if known already. If known, corresponding $Q$ is blank
- A - holds memory address (EA - Effective Address) if operand comes from memory
- Busy - Indicates that reservation station is busy


## Register File

- Qi - Reservation Station that will produce the result for the register, blank if result is known


## Load/Store Buffers

- A - holds $E A$ of memory value


## Example Code

| 1. | fld | $f 6,32(x 2)$ |
| :--- | :--- | :--- |
| 2. | fld | $f 2,44(x 3)$ |
| 3. | fmul.d | $f 0, f 2, f 4$ |
| 4. | fsub.d | $f 8, f 2, f 6$ |
| 5. | fdiv.d | f0,f0,f6 |
| 6. | fadd.d | $f 6, f 8, f 2$ |

## Tomasulo Example 1

Show what the Tomasulo machine looks like for the previous code sequence when only the first load has completed and written its result.


|  |  | Instruction status |  |
| :--- | :--- | :---: | :---: | :---: |
| Instruction | Issue | Execute | Write result |
| f1d | $f 6,32(x 2)$ | $\sqrt{ }$ | $\sqrt{ }$ |
| f1d | $f 2,44(x 3)$ | $\sqrt{ }$ | $\sqrt{ }$ |
| fmu1.d | $f 0, f 2, f 4$ | $\sqrt{ }$ |  |
| fsub.d | $f 8, f 2, f 6$ | $\sqrt{ }$ |  |
| fdiv.d | $f 0, f 0, f 6$ | $\sqrt{ }$ |  |
| fadd.d | $f 6, f 8, f 2$ | $\sqrt{ }$ |  |


| Name | Reservation stations |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Busy | Op | Vj | Vk | Q ${ }^{\text {d }}$ | Qk | A |
| Load1 | No |  |  |  |  |  |  |
| Load2 | Yes | Load |  |  |  |  |  |
| Add1 | Yes | SUB |  | Mem | Loa |  |  |
| Add2 | Yes | ADD |  |  | Ad | Lo |  |
| Add3 | No |  |  |  |  |  |  |
| Mult1 | Yes | MUL |  | Reg | Loa |  |  |
| Mult2 | Yes | DIV |  | Mem | Mu |  |  |

Register status

| Field | f0 | f2 | f4 | f6 | f8 | f10 | f12 | $\ldots$ | f30 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Qi | Mult1 | Load2 |  | Add2 | Add1 | Mult2 |  |  |  |

Figure 3.11 Reservation stations and register tags shown when all of the instructions have issued but only the first load instruction has completed and written its result to the CDB. The second load has completed effective

## Example Continues

Using the same code segment as before, show what the status would be when the fmul. $d$ is ready to write its result.


Figure 3.12 Multiply and divide are the only instructions not finished.

## Example 2 - A Loop-based Example

```
Loop: fld f0,0(x1)
    fmul.d f4,f0,f2
    fsd f4,0(x1)
    addi x1,x1,-8
    bne x1,x2,Loop // branches if x1\not=x2
```



| Instructio |  | From iteration | Issue | Execute | Write result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fld | f0,0(x1) | 1 | $\sqrt{ }$ | $\sqrt{ }$ |  |
| fmul.d | f4,f0,f2 | 1 | $\sqrt{ }$ |  |  |
| fsd | f4.0(x1) | 1 | $\sqrt{ }$ |  |  |
| fld | f0,0(x1) | 2 | $\sqrt{ }$ | $\sqrt{ }$ |  |
| fmul.d | f4,f0,f2 | 2 | $\sqrt{ }$ |  |  |
| fsd | f4,0(x1) | 2 | $\sqrt{ }$ |  |  |


| Name | Reservation stations |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Busy | Op | Vj | Vk | Qj | Qk | A |
| Load1 | Yes | Load |  |  |  |  | $\operatorname{Regs}[\mathrm{x} 1]+0$ |
| Load2 | Yes | Load |  |  |  |  | $\operatorname{Regs}[\mathrm{x1}]-8$ |
| Add1 | No |  |  |  |  |  |  |
| Add2 | No |  |  |  |  |  |  |
| Add3 | No |  |  |  |  |  |  |
| Mult1 | Yes | MUL |  | Regs[f2] | Loa |  |  |
| Mult2 | Yes | MUL |  | Regs[f2] | Loa |  |  |
| Store1 | Yes | Store | Reg |  |  | Mult1 |  |
| Store2 | Yes | Store | Reg |  |  | Mult2 |  |


|  | Register status |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | f0 | f2 | f4 | f6 | f8 | f10 | f12 | ... | f30 |
| Qi | Load2 |  | Mul |  |  |  |  |  |  |

Figure 3.14 Two active iterations of the loop with no instruction yet completed. Entries in the multiplier reservation stations indicate that the outstanding loads are the sources. The store reservation stations indicate that the multiply destination is the source of the value to store.

| Instruction state | Wait until | Action or bookkeeping |
| :---: | :---: | :---: |
| Issue FP operation | Station r empty | ```if (RegisterStat[rs].Qi\#0) \(\{R S[r] . Q j \leftarrow\) RegisterStat[rs].Qi\}```  ```if (RegisterStat[rt]. Qi \(\neq 0\) ) \{RS[r].Qk \(\leftarrow\) RegisterStat[rt].Qi```  ```RS[r].Busy \(\leftarrow y e s ;\) RegisterStat[rd]. \(Q \leftarrow r\);``` |
| Load or store | Buffer r empty | ```if(RegisterStat[rs].Qi\not=0) {RS[r].Qj}\leftarrow\mathrm{ RegisterStat[rs].Qi} else {RS[r].Vj\leftarrowRegs[rs]; RS[r].Qj\leftarrow0}; RS[r].A}\leftarrowimm; RS[r].Busy \leftarrowyes``` |
| Load only |  | RegisterStat[rt].Qi $\leftarrow r$; |
| Store only |  | if (RegisterStat[rt]. $Q i \neq 0$ ) <br> \{RS[r].Qk $\leftarrow$ RegisterStat[rs].Qi\} <br> else $\{\operatorname{RS}[r] . V k \leftarrow \operatorname{Regs}[r t] ; \operatorname{RS}[r] . Q k \leftarrow 0\}$; |
| Execute FP operation | $\begin{aligned} & (R S[r] \cdot Q j=0) \text { and } \\ & (R S[r] \cdot Q k=0) \end{aligned}$ | Compute result: operands are in Vj and Vk |
| Load/storestep 1 | $\mathrm{RS}[\mathrm{r}] \cdot \mathrm{Qj}=0$ \& $r$ is head of load-store queue | $\mathrm{RS}[\mathrm{r}] . \mathrm{A} \leftarrow \mathrm{RS}[\mathrm{r}] . \mathrm{Vj}+\mathrm{RS}[\mathrm{r}] . \mathrm{A} ;$ |
| Load step 2 | Load step 1 complete | Read from Mem[RS[r].A] |
| Write result FP operation or load | Execution complete at $r$ \& CDB available | ```\forallx(if(RegisterStat[x].Qi=r) {Regs[x]}\leftarrowresult RegisterStat[x].Qi\leftarrow0}); \forallx(if (RS[x].Qj=r) {RS[x].Vj} result;RS[x].Qj \leftarrow 0}); \forallx(if (RS[x].Qk=r) {RS[x].Vk } result;RS[x].Qk\leftarrow 0}); RS[r].Busy }\leftarrowno``` |
| Store | Execution complete at $r$ \& $\operatorname{RS}[r] \cdot Q \mathrm{k}=0$ | ```Mem[RS[r].A]}\leftarrowRS[r].Vk RS[r].Busy }\leftarrowno``` |

Figure 3.13 Steps in the algorithm and what is required for each step. For the issuing instruction, $r d$ is the des-

## Speculative Execution

- Allow an instruction to Write Result, but don't commit until previous instruction commits.
- Execute both branches of an IF statement, but don't commit until the correct branch is known.
- Add another execution step:
- 1. Issue
- 2. Execute
- 3. Write Result
- 4. Commit (or graduation)
- Instructions can execute out-of-order, but must commit inorder, so add a Reorder Buffer (ROB)


Figure 3.15 The basic structure of a FP unit using Tomasulo's algorithm and extended to handle speculation.


Figure 3.16 At the time the $f m u 1 . d$ is ready to commit, only the two $f 1 d$ instructions have committed, although several others have completed execution. The fmul. $d$ is at the head of the ROB, and the two $\mathrm{fl} d$ instructions are

## Multiple Issue + Static Scheduling

## More than one instruction issued per cycle - superscalar

- Statically scheduled superscalar processors
- Two (or more) identical pipelines.
- One regular pipeline + floating point pipeline
- Very Long Instruction Word (VLIW) processors
- Dynamically scheduled superscalar processors
- Allows a CPI < 1.0
\(\left.$$
\begin{array}{llllll}\hline \begin{array}{l}\text { Common } \\
\text { name }\end{array} & \begin{array}{l}\text { Issue } \\
\text { structure }\end{array} & \begin{array}{l}\text { Hazard } \\
\text { detection }\end{array} & \text { Scheduling } & \begin{array}{l}\text { Distinguishing } \\
\text { characteristic }\end{array} & \text { Examples } \\
\hline \begin{array}{l}\text { Superscalar } \\
\text { (static) }\end{array} & \text { Dynamic } & \text { Hardware } & \text { Static } & \text { In-order execution } & \begin{array}{l}\text { Mostly in the embedded } \\
\text { space: MIPS and ARM, } \\
\text { including the Cortex-A53 }\end{array} \\
\hline \begin{array}{l}\text { Superscalar } \\
\text { (dynamic) }\end{array}
$$ \& Dynamic \& Hardware \& Dynamic \& \begin{array}{l}Some out-of-order <br>
execution, but no <br>

speculation\end{array} \& None at the present\end{array}\right]\)|  |  | Hardware | Dynamic with <br> speculation |
| :--- | :--- | :--- | :--- |
| Out-of-order execution <br> with speculation | Intel Core i3, i5, i7; AMD <br> Phenom; IBM Power 7 |  |  |
| Superscalar <br> (speculative) | Dynamic | Static | Primarily |
| software | Static | All hazards determined <br> and indicated by compiler <br> (often implicitly) | Most examples are in signal <br> processing, such as the TI <br> C6x |
| VLIW/LIW | StCIC | Primarily | Primarily |
| static | software | Mostly static | All hazards determined <br> and indicated explicitly <br> by the compiler |

Figure 3.19 The five primary approaches in use for multiple-issue processors and the primary characteristics that distinguish them. This chapter has focused on the hardware-intensive techniques, which are all some form of

## VLIW Example

Example Suppose we have a VLIW that could issue two memory references, two FP operations, and one integer operation or branch in every clock cycle. Show an unrolled version of the loop $\times[i]=x[i]+s$ (see page 158 for the RISC-V code) for such a processor. Unroll as many times as necessary to eliminate any stalls.

```
Loop: fld f0,0(x1) //f0=arrayelement
    fadd.d f4,f0,f2 //add scalar in f2
    fsd f4,0(xl) //store result
    addi x1,x1,-8 //decrement pointer
    //8 bytes (per DW)
    bne x1,x2,Loop //branch x 1 = x2
Loop: fld f0,0(xl)
    fld f6,-8(x1)
    fld f0,*16(x1)
    fld f14,-24(xI)
    fadd.d f4,f0,f2
    fadd.d f8,f6,f2
    fadd.d f12,f0,f
    fadd.d f16,f14,f2
    fsd f4,0(xI)
    fsd f8,8(xl) -16
    fsd f8,-8(x1) -24
    fsd +12,16(x1)
    fsd f16,8(%)
    addi x1,x1,-32
    bne x1,x2,Loop
```

| Memory reference 1 | Memory reference 2 | FP operation 1 | FP operation 2 | Integer operation/branch |
| :---: | :---: | :---: | :---: | :---: |
| fld f0.0(x1) | f1d f6,-8(x1) |  |  |  |
| f1df10,-16(x1) | f1df14,-24(x1) |  |  |  |
| f1df18,-32(x1) | f1df22,-40(x1) | fadd. d f4,f0,f2 | fadd.d f8,f6,f2 |  |
| f1df26,-48(x1) |  | fadd.d f12,f0,f2 | fadd.d f16,f14,f2 |  |
|  |  | fadd. d f20, f18, f2 | fadd.d f24,f22,f2 |  |
| fsd f4,0(x1) | fsd f8, -8(x1) | fadd.d f28,f26,f24 |  |  |
| fsdf12,-16(x1) | fsdf16,-24(x1) |  |  | addi $\times 1, \times 1,-56$ |
| fsd f20,24(x1) | fsd f $24,16(\times 1)$ |  |  |  |
| fsd f28,8(x1) |  |  |  | bne $\times 1, \times 2$, Loop |

Figure 3.20 VLIW instructions that occupy the inner loop and replace the unrolled sequence. This code takes 9

## ILP Using Dynamic Scheduling+Multiple Issue+Speculation



Figure 3.21 The basic organization of a multiple issue processor with speculation. In this case, the organization

## Branch Target Buffer



## Simultaneous Multithreading (SMT)

## Intel calls this technique Hyperthreading



Figure 3.31 How four different approaches use the functional unit execution slots of a superscalar processor.

## SMT Tomasulo Processor



Figure 3.21 The basic organization of a multiple issue processor with speculation. In this case, the organization

