
# Computer Architecture

**Chapter 1** 



# Classes of Computers

- Personal Mobile Device (PMD)
  - e.g. smart phones, tablet computers
  - Emphasis on energy efficiency and real-time
- Desktop Computing
  - Emphasis on price-performance
- ■Servers
  - Emphasis on availability, scalability, throughput
- Clusters / Warehouse Scale Computers
  - ■Used for "Software as a Service (SaaS)"
  - Emphasis on availability and price-performance
  - Sub-class: Supercomputers, emphasis: floating-point performance and fast internal networks
- Embedded Computers
  - ■Emphasis: price

Feature	Personal mobile device (PMD)	Desktop	Server	Clusters/warehouse- scale computer	Internet of things/ embedded
Price of system	\$100-\$1000	\$300-\$2500	\$5000-\$10,000,000	\$100,000-\$200,000,000	\$10-\$100,000
Price of microprocessor	\$10–\$100	\$50–\$500	\$200–\$2000	\$50-\$250	\$0.01–\$100
Critical system design issues	Cost, energy, media performance, responsiveness	Price- performance, energy, graphics performance	Throughput, availability, scalability, energy	Price-performance, throughput, energy proportionality	Price, energy, application- specific performance

**Figure 1.2** A summary of the five mainstream computing classes and their system characteristics. Sales in 2015 included about 1.6 billion PMDs (90% cell phones), 275 million desktop PCs, and 15 million servers. The total number of embedded processors sold was nearly 19 billion. In total, 14.8 billion ARM-technology-based chips were shipped in 2015. Note the wide range in system price for servers and embedded systems, which go from USB keys to network routers. For servers, this range arises from the need for very large-scale multiprocessor systems for high-end transaction processing.

# Parallelism

- Classes of parallelism in applications:
  - Data-Level Parallelism (DLP)
  - Task-Level Parallelism (TLP)
- Classes of architectural parallelism:
  - Instruction-Level Parallelism (ILP)
  - Vector architectures/Graphic Processor Units (GPUs)
  - Thread-Level Parallelism
  - Request-Level Parallelism

# Flynn's Taxonomy (1966)


- Single instruction stream, single data stream (SISD)
- ■Single instruction stream, multiple data streams (SIMD)
  - Vector architectures
  - Multimedia extensions
  - Graphics processor units
- Multiple instruction streams, single data stream (MISD)
  - No commercial implementation
- Multiple instruction streams, multiple data streams (MIMD)
  - Tightly-coupled MIMD
  - Loosely-coupled MIMD

# Instruction Set Architecture Some examples

- 80x86
- IBM 360
- VAX 11
- MIPS
- SPARC
- ARM
- RISC-V

## ISA Components

- ISA Classes (Accumulator, Stack, register-memory, load-store)
- Memory addressing (how processor views memory)
- Addressing modes (ways that memory locations can be referenced)
- Operand types, sizes (bit, byte, word, register, integers, floating pt, etc.)
- Operations (arithmetic, logical, compare, branch, jump, system, etc.)
- Control flow (how are compares done, affect on branches, etc.)
- Bit encoding (how are instructions encoded as bit strings



**Figure 1.11 Growth in clock rate of microprocessors in Figure 1.1.** Between 1978 and 1986, the clock rate improved less than 15% per year while performance improved by 22% per year. During the "renaissance period" of 52% performance improvement per year between 1986 and 2003, clock rates shot up almost 40% per year. Since then, the clock rate has been nearly flat, growing at less than 2% per year, while single processor performance improved recently at just 3.5% per year.

J





## Measuring Performance

"Computer X is n times faster than computer Y"

$$n = \frac{\text{Execution time}_{y}}{\text{Execution time}_{x}} = \frac{\text{Performance}_{x}}{\text{Performance}_{y}}$$









#### Benchmarks

- 1. Real Applications
- 2. Modified (or scripted) applications
- 3. Kernels
- 4. Toy benchmarks
- 5. Synthetic benchmarks





#### Benchmark name by SPEC generation SPEC2017 SPEC2000 SPEC95 SPEC2006 SPEC92 SPEC89 GNU C compiler gcc Perl interpreter perl espresso Route planning mcf General data compression XZ bzip2 compress eqntott omnetpp Discrete Event simulation - computer network vortex go SC xalancbmk XML to HTML conversion via XSLT gzip ijpeg h264ref Video compression X264 m88ksim eon sjeng deepsjeng twolf Artificial Intelligence: alpha-beta tree search (Chess) gobmk vortex Artificial Intelligence: Monte Carlo tree search (Go) leela exchange2 astar vpr Artificial Intelligence: recursive solution generator (Sudoku) crafty hmmer libquantum parser Explosion modeling bwaves fpppp cactuBSSN Physics: relativity tomcatv namd Molecular dynamics doduc Ray tracing povray nasa7 Fluid dynamics spice wrf swim matrix300 Weather forecasting gamess apsi hydro2d parest Biomedical imaging: optical tomography with finite elements su2cor mgrid 3D rendering and animation blender wupwise milc applu wave5 Atmosphere modeling cam4 turb3d apply zeusmp Image manipulation imagick galgel gromacs Molecular dynamics nab mesa leslie3d Computational Electromagnetics fotonik3d art deallI Regional ocean modeling roms equake soplex facerec calculix ammp GemsFDTD lucas tonto fma3d sphinx3 sixtrack





1. Make the Common Case Fast









#### 2. Amdahl's Law

Speedup = Total Performance using an enhancement Total Performance without the enhancement









#### Amdahl's Law

$$Speedup = \frac{Execution time_{old}}{Execution time_{new}} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$





#### Example

Suppose that we want to enhance the processor used for web serving. The new processor is 10 times faster on computation in the web serving application than the old processor. Assuming that the original processor is busy with computation 40% of the time and is waiting for I/O 60% of the time, what is the overall speedup gained by incorporating the enhancement?

#### Answer

Fraction<sub>enhanced</sub> = 0.4; Speedup<sub>enhanced</sub> = 10; Speedup<sub>overall</sub> = 
$$\frac{1}{0.6 + \frac{0.4}{10}} = \frac{1}{0.64} \approx 1.56$$

Amdahl's Law expresses the law of diminishing returns: The incremental improvement in speedup gained by an improvement of just a portion of the computation diminishes as improvements are added. An important corollary of Amdahl's Law is that if an enhancement is usable only for a fraction of a task, then we can't speed up the task by more than the reciprocal of 1 minus that fraction.





#### 3. CPU Performance Equations

CPU Time = CPU cycles for a program X Clock Cycle Time

or

CPI = CPU cycles for a program
Instruction Count










- 4. Principle of locality
  - Temporal Locality
  - Spacial Locality













5. Take advantage of parallelism



