## The CS150 Grimoire <br> 

Michael D. Wilder, Ph.D.
version P. 004

## Contents

Title Page ..... i
Contents ..... ii
List of Figures ..... iv
1 Introduction ..... 1
1.1 Welcome! ..... 1
2 CS150 AVR Instruction Subset ..... 2
2.1 Preliminaries ..... 2
2.2 Instruction Encoding/Decoding Amulet ..... 3
2.3 Instruction Legend ..... 4
2.3.1 SREG: The ATmega328 status register ..... 4
2.3.2 Registers and Operands ..... 4
2.3.3 Stack ..... 5
2.3.4 Flags ..... 5
2.3.5 Boolean Equations ..... 5
2.4 The Instructions ..... 6
ADC ..... 7
ADD ..... 8
AND ..... 9
ANDI ..... 10
ASR ..... 11
BRBC ..... 12
BRBS ..... 13
CALL ..... 14
COM ..... 15
CP ..... 16
CPI ..... 17
EOR ..... 18
IN ..... 19
JMP ..... 20
LDI ..... 21
LDS ..... 22
LSR ..... 23
MOV ..... 24
NEG ..... 25
NOP ..... 26
OR ..... 27
ORI ..... 28
OUT ..... 29
POP ..... 30
PUSH ..... 31
RCALL ..... 32
RET ..... 33
RETI ..... 34
RJMP ..... 35
STS ..... 36
3 ATmega328 Ports ..... 37

## List of Figures

3.1 Memory-Mapped ATmega328 Ports ..... 37
3.2 Configuring PORTD Pin 2 as Input ..... 38

## Chapter 1

## Introduction

### 1.1 Welcome!

Welcome to Computer Organization and Architecture (CS150) at the University of Idaho. We are certainly happy to have you in this course. CS150 is a multidisciplinary course, so you will rub shoulders with aspiring mages from fields such as Computer Science, Computer Engineering, Electrical Engineering, and usually a few others. Regardless of your background, we are glad that you've chosen to enroll in the course and we hope that you will discover interesting ingredients and incantations to enhance your repertoire. The passages ahead are twisty and difficult, but there is nothing in the course that you can't accomplish if you "put your mind to it" as the saying goes. So remember to keep your toad spittle warm and your mandrake root dry and enjoy the semester!

## Chapter 2

## CS150 AVR Instruction Subset

### 2.1 Preliminaries

Although we study precepts that span all processors in this course, we apply these precepts to one processor in particular. That processor is the ATMEL ATmega328. The ATmega328 is a member of the AVR family of processors, and implements the AVR instruction set. The AVR instruction set is a set of instructions that are typically found on all processors in the AVR family.

The ATmega328 implements hundreds of instructions. In CS150 we only study (and use) a select subset of all instructions available on the ATmega328. This subset is referred to as the "CS150 AVR instruction subset" and is detailed in the remainder of this chapter. You are not required to understand or use any of the AVR instructions implemented by the ATmega328 that do not appear in the CS150 AVR instruction subset. Moreover, you are not permitted to use any of the AVR instructions available on the ATmega328 that do not appear in the CS150 AVR instruction subset. All work on assignments in this course must refer only to instructions contained within this subset.

### 2.2 Instruction Encoding/Decoding Amulet

## AVR Instruction Subset

## ALU Instructions



Unary Logical Instructions


Branch Instructions


Call/Jump Instructions


Stack Instructions


## Immediate Instructions



## Load/Store Instructions



Input/Output Instructions


## Return Instructions



Relative Jump Instructions


### 2.3 Instruction Legend

This section is a legend for understanding the instructions that appear in the remainder of this chapter. Each instruction is copied from the "ATMEL AVR Instruction Set Manual" reference which is on the course website, although there are minor modifications. The following terms and symbols are used in the narrative of these instructions:

### 2.3.1 SREG: The ATmega328 status register

C: The carry flag
Z: The zero flag
N : The negative flag
V: The overflow flag
S: The sign flag
H: The half-carry flag
T: The transfer flag
I: The interrupt flag

### 2.3.2 Registers and Operands

Rd: Destination register in the Register File
Rr : Source register in the Register File
R: Result after instruction has been executed
ALU_RESULT: Register inside the ALU where a result is temporarily stored
K: Constant data
k : Constant address
A: I/O space address
s: Part of a 3-bit field indexing a bit in the status register

### 2.3.3 Stack

STACK: Location used for storing return address and pushed registers
SP: Stack Pointer (address of top of stack)

### 2.3.4 Flags

?: Flag is affected by a given instruction
-: Flag is unaffected by a given instruction
1: Flag is always set by a given instruction
0 : Flag is always cleared by a given instruction

### 2.3.5 Boolean Equations

$\Leftarrow$ : Concurrent assignment

- : Logical AND
+: Logical OR
$\oplus$ : Logical XOR
$\bar{X}$ : Logical NOT (complement) of X


### 2.4 The Instructions

The rest of this chapter covers all the ATmega328 instructions that are members of the "CS150 AVR Instruction Subset." Each of these instructions is also contained in the "ATMEL AVR Instruction Set Manual" reference which is on the course website. It is advisable to avail yourself of both these resources when studying these instructions.

## ADC: Add with carry

## Description

Adds two registers and the contents of the C bit in the SREG and places the result in the destination register Rd.

## Operation

$\mathrm{Rd} \Leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| ADC Rd, Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

## Instruction Format

0001 11rd dddd rrrr

## Status Register Usage

I T H S V N Z C

-     - ? ? ? ? ? ?

$$
\mathrm{H} \Leftarrow R d 3 \bullet R r 3+R r 3 \bullet \overline{R 3}+R d 3 \bullet \overline{R 3}
$$

Set if there was a carry from bit 3 .
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests

$$
\mathrm{V} \Leftarrow R d 7 \bullet R r 7 \bullet \overline{R 7}+\overline{R d 7} \bullet \overline{R r 7} \bullet R 7
$$

Set if two's complement overflow resulted from the operation.

$$
\mathrm{N} \Leftarrow R 7
$$

Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

$$
\mathrm{C} \Leftarrow R d 7 \bullet R r 7+R r 7 \bullet \overline{R 7}+R d 7 \bullet \overline{R 7}
$$

Set if there was a carry from the MSB of the result.

## Example

```
; add r1:r0 to r3:r2
add r2,r0 ; add the low byte
adc r3,r1 ; add with carry the high byte
```

Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

ADD: Add without carry

## Description

Adds two registers and places the result in the destination register Rd.

## Operation

$\operatorname{Rd} \Leftarrow \operatorname{Rd}+\mathrm{Rr}$

| Syntax | Operands | Program Counter |
| :--- | :--- | ---: |
| ADD Rd, Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

Instruction Format
0000 11rd dddd rrrr

## Status Register Usage

I T H S V N Z C

-     - ? ? ? ? ? ?

$$
\mathrm{H} \Leftarrow R d 3 \bullet R r 3+R r 3 \bullet \overline{R 3}+R d 3 \bullet \overline{R 3}
$$

Set if there was a carry from bit 3 .

$$
\mathrm{S} \Leftarrow N \oplus V, \text { for signed tests }
$$

$$
\mathrm{V} \Leftarrow R d 7 \bullet R r 7 \bullet \overline{R 7}+\overline{R d 7} \bullet \overline{R r 7} \bullet R 7
$$

Set if two's complement overflow resulted from the operation.

$$
\mathrm{N} \Leftarrow R 7
$$

Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

$$
\mathrm{C} \Leftarrow R d 7 \bullet R r 7+R r 7 \bullet \overline{R 7}+R d 7 \bullet \overline{R 7}
$$

Set if there was a carry from the MSB of the result.

## Example

```
add r1,r2 ; add r2 to r1
add r28,r28 ; add r28 to itself (shift left r28 by one)
```

Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

## AND: Logical AND

## Description

Computes the logical and of the contents of register Rd and register Rr and stores the result in register Rd.

## Operation

$\mathrm{Rd} \Leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$

| Syntax | Operands | Program Counter |
| :--- | :--- | ---: |
| AND Rd, Rr | $0 \leq d \leq 31,0 \leq \mathrm{r} \leq 31$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

## Instruction Format

0010 00rd dddd rrrr

## Status Register Usage

I T H S V N Z C

-     - ? 0 ? ? -
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests
$\mathrm{V} \Leftarrow 0$
V is always cleared by this instruction.
$\mathrm{N} \Leftarrow R 7$
Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

## Example

and r2,r3 ; bitwise and r2 and r3, result in r2
ldi r16,1 ; load bitmask 00000001 into r16
and r2,r16 ; isolate bit 0 in r2

## Space/Time

This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

## ANDI: Logical AND with Immediate

## Description

Computes the logical and of the contents of register Rd and constant K and stores the result in register Rd.

## Operation

$\mathrm{Rd} \Leftarrow \mathrm{Rd} \bullet \mathrm{K}$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| ANDI Rd, K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

## Instruction Format

0111 KKKK dddd KKKK

## Status Register Usage

I T H S V N Z C

-     - ? 0 ? ?
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests

$$
\mathrm{V} \Leftarrow 0
$$

V is always cleared by this instruction.
$\mathrm{N} \Leftarrow R 7$
Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

## Example

```
andi r17,$Of ; clear upper nibble of r17
andi r18,$10 ; isolate bit 4 in r18
andi r19,$aa ; clear bits 0, 2, 4, and 6 in r19
```


## Space/Time

This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

## ASR: Arithmetic Shift Right

## Description

Shifts all bits in Rd one place to the right. Bit 7 of Rd is held constant. Bit 0 of Rd is loaded into the C flag of the SREG. This operation effectively divides a signed value by 2 without changing its sign. The C flag can be used to round the result.

```
Operation
C}\Leftarrow\operatorname{Rd}[0]\Leftarrow\operatorname{Rd}[1]\Leftarrow\operatorname{Rd}[2]\Leftarrow\operatorname{Rd}[3]\Leftarrow\operatorname{Rd}[4]\Leftarrow\operatorname{Rd}[5]\Leftarrow\operatorname{Rd}[6]\Leftarrow\operatorname{Rd[7]
```

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| ASR Rd | $0 \leq d \leq 31$ | $P C \Leftarrow P C+1$ |

## Instruction Format

1001 010d dddd 0101

## Status Register Usage

I T H S V N Z C

-     - ? ? ? ? ?
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests
$\mathrm{V} \Leftarrow N \oplus C$ (for N and C after the shift)
$\mathrm{N} \Leftarrow R 7$
Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .
$\mathrm{C} \Leftarrow R d 0$
Set if the LSB of Rd was set before the shift.

## Example

ldi $r 16, \$ 10$; load 16 into r16
asr r16 ; r16 = r16 / 2
Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## BRBC: Branch if Bit is Clear

## Description

Conditional relative branch predicated by a single bit in the status register (SREG). This instruction tests a single bit in SREG specified by the programmer. If the specified bit in the SREG is clear, this instruction branches to an instruction relative to the PC. If the specified bit in the SREG is set, no branch is taken. This instruction branches relative to the PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from the PC and is represented in two's complement form.

## Operation

if $\operatorname{SREG}[\mathrm{s}]=0$ then $\mathrm{PC} \Leftarrow \mathrm{PC}+\mathrm{k}$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| BRBC $\mathrm{s}, \mathrm{k}$ | $0 \leq \mathrm{s} \leq 7,-64 \leq \mathrm{k} \leq 63$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

## Instruction Format

1111 01kk kkkk ksss
Status Register Usage
I THSVNZC

-     -         -             -                 -                     -                         - 

This instruction does not modify any SREG bits.

## Example

cpi r20,0 ; does r20 contain the value 0?
brbc 1,IsFalse ; branch to IsFalse if the Z flag is clear
IsFalse: nop ; branch destination
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 2 machine cycles to complete if the predicate is true, or 1 if the predicate is false.

## BRBS: Branch if Bit is Set

## Description

Conditional relative branch predicated by a single bit in the status register (SREG). This instruction tests a single bit in SREG specified by the programmer. If the specified bit in the SREG is set, this instruction branches to an instruction relative to the PC. If the specified bit in the SREG is clear, no branch is taken. This instruction branches relative to the PC in either direction ( $\mathrm{PC}-63 \leq$ destination $\leq \mathrm{PC}+64$ ). The parameter k is the offset from the PC and is represented in two's complement form.

## Operation

if $\operatorname{SREG}[\mathrm{s}]=1$ then $\mathrm{PC} \Leftarrow \mathrm{PC}+\mathrm{k}$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| BRBS $\mathrm{s}, \mathrm{k}$ | $0 \leq \mathrm{s} \leq 7,-64 \leq \mathrm{k} \leq 63$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

## Instruction Format

1111 00kk kkkk ksss
Status Register Usage
I T H S V N Z C

-     -         -             -                 -                     -                         - 

This instruction does not modify any SREG bits.

## Example

cpi r20,0 ; does r20 contain the value 0 ?
brbs 1,IsTrue ; branch to IsTrue if the Z flag is set

IsTrue: nop ; branch destination
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 2 machine cycles to complete if the predicate is true, or 1 if the predicate is false.

## CALL: Call to a Subroutine

## Description

This instruction makes an unconditional absolute branch to a subroutine located anywhere within Program Memory. This instruction stores the return address (the address of the instruction immediately after the CALL) on the stack. After the return address is stored on the stack, this instruction decrements the stack pointer by 2 (uses a post-decrement scheme).

## Operation

$\mathrm{PC} \Leftarrow \mathrm{k}$

| Syntax | Operands | Program Counter | Stack |
| :--- | :---: | :---: | :---: |
| CALL k | $0 \leq \mathrm{k} \leq 32 \mathrm{~K}$ | $\mathrm{PC} \Leftarrow \mathrm{k}$ | $\mathrm{STACK} \Leftarrow \mathrm{PC}$ |
|  |  | $\mathrm{SP} \Leftarrow \mathrm{SP}-2$ |  |

## Instruction Format

1001 010k kkkk 111k
kkkk kkkk kkkk kkkk

## Status Register Usage

I T H S V N Z C

-     -         -             -                 -                     - 

This instruction does not modify any SREG bits.
Example
ldi r16,\$a5 ; load r16 with sanity value
call CheckSanity ; check for sanity
nop
...
CheckSanity:
cpi r16,\$a5 ; does r16 contain the value 0xa5?
brbc 1,Insane ; if it doesn't something is very wrong
ret
Insane:
rjmp Insane ; stay right here cause we're loopy

## Space/Time

This instruction is 2 instruction words (4 bytes) wide and takes 4 machine cycles to complete.

## COM: One's Complement

## Description

This instruction computes the one's complement of the value in Rd and stores the result in Rd.

## Operation

$\mathrm{Rd} \Leftarrow \$ \mathrm{FF}-\mathrm{Rd}$
Syntax Operands
COM Rd
$0 \leq \mathrm{d} \leq 31$
Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

1001 010d dddd 0000

Status Register Usage
I T H S V N Z C

-     - ? 0 ? ? 1
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests
$\mathrm{V} \Leftarrow 0$
V is always cleared by this instruction.
$\mathrm{N} \Leftarrow R 7$
Set if MSB of the result is set.
$\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}$
Set if the result of the operation was 0 .
$\mathrm{C} \Leftarrow 1$
C is always set by this instruction.


## Example

com r4 ; take one's complement of r4
brbs 1,IsZero ; branch if result is zero
IsZero: nop ; branch destination
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

## CP: Compare Registers

## Description

This instruction compares the values of registers Rd and Rr . The values in Rd and Rr are not modified by this instruction.

## Operation

ALU_Result $\Leftarrow \mathrm{Rd}-\mathrm{Rr}$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| CP Rd, Rr | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

## Instruction Format

0001 01rd dddd rrrr

## Status Register Usage

I T H S V N Z C

-     - ? ? ? ? ?
$\mathrm{H} \Leftarrow \overline{R d 3} \bullet R r 3+R r 3 \bullet R 3+R 3 \bullet \overline{R d 3}$
Set if there was a borrow from bit 3 .
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests

$$
\mathrm{V} \Leftarrow R d 7 \bullet R r 7 \bullet \overline{R 7}+\overline{R d 7} \bullet \overline{R r 7} \bullet R 7
$$

Set if two's complement overflow resulted from the operation.

$$
\mathrm{N} \Leftarrow R 7
$$

Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

$$
\mathrm{C} \Leftarrow \overline{R d 7} \bullet R r 7+R r 7 \bullet R 7+R 7 \bullet \overline{R d 7}
$$

Set if the absolute value of the contents of Rr is greater than the absolute value of the contents of Rd.

## Example

cp r4,r19 ; compare r4 with r19
brbc 1,NotEqual ; branch if r4 != r19
...
NotEqual: nop ; branch destination

## Space/Time

This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## CPI: Compare Register with Immediate

## Description

This instruction compares the value of register Rd and a constant value. The value in Rd is not modified by this instruction.

## Operation

ALU_Result $\Leftarrow$ Rd $-K$

Syntax
CPI Rd,K

Operands
$16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$

Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

0011 KKKK dddd KKKK

## Status Register Usage

I THSVNZC

-     - ? ? ? ? ?
$\mathrm{H} \Leftarrow \overline{R d 3} \bullet K 3+K 3 \bullet R 3+R 3 \bullet \overline{R d 3}$
Set if there was a borrow from bit 3 .

$$
\mathrm{S} \Leftarrow N \oplus V, \text { for signed tests }
$$

$$
\mathrm{V} \Leftarrow R d 7 \bullet \overline{K 7} \bullet \overline{R 7}+\overline{R d 7} \bullet K 7 \bullet R 7
$$

Set if two's complement overflow resulted from the operation.

$$
\mathrm{N} \Leftarrow R 7
$$

Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .
$\mathrm{C} \Leftarrow \overline{R d 7} \bullet K 7+K 7 \bullet R 7+R 7 \bullet \overline{R d 7}$
Set if the absolute value of the contents of $K$ is greater than the absolute value of the contents of Rd.

## Example

cpi r19,\$CC ; compare r19 with 0xCC
brbs 1,Equal ; branch if $\mathrm{r} 19=0 \mathrm{xCC}$
..
Equal: nop ; branch destination
Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## EOR: Exclusive OR

## Description

This instruction computes the logical exclusive-or of register Rd and register Rr and places the result in the destination register Rd.

## Operation

$\operatorname{Rd} \Leftarrow \operatorname{Rd} \oplus \operatorname{Rr}$

Syntax
EOR Rd,Rr

Operands
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$

Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

0010 01rd dddd rrrr

## Status Register Usage

I T H S V N Z C

-     - ? 0 ? ?
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests
$\mathrm{V} \Leftarrow 0$
V is always cleared by this instruction.
$\mathrm{N} \Leftarrow R 7$
Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

## Example

eor r4,r4 ; clear all bits in r4 eor r0,r22 ; bitwise xor of r0 and r22

## Space/Time

This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

IN: Load an I/O Location into a Register

## Description

This instruction loads the data at an address in I/O space into register Rd.
Operation
$\mathrm{Rd} \Leftarrow \mathrm{I} / \mathrm{O}(\mathrm{A})$
Syntax
IN Rd,A

## Instruction Format

1011 OAAd dddd AAAA
Status Register Usage
I THSVNZC

-     -         -             -                 -                     -                         - 

This instruction does not modify any SREG bits.

## Example

in r16,5 ; load value of PORTB into r16
cpi r16,\$ff ; check if all bits in r16 are set
brbs 1,AllSet ; branch if all bits are set in r16
...
AllSet: nop ; branch destination
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

JMP: Jump

## Description

This instruction makes an unconditional absolute branch to a location anywhere within Program Memory.

## Operation

$\mathrm{PC} \Leftarrow \mathrm{k}$

| Syntax | Operands |
| :--- | :---: |
| JMP $k$ | $0 \leq \mathrm{k} \leq 32 \mathrm{~K}$ |

Program Counter
$\mathrm{PC} \Leftarrow \mathrm{k}$
Instruction Format
1001010000001100
Okkk kkkk kkkk kkkk

Status Register Usage
I T H S V N Z C

-     -         - 

This instruction does not modify any SREG bits.

## Example

mov r1,r0 ; copy r0 into r1
jmp farplc ; unconditional branch
...
farplc: nop ; branch destination
Space/Time
This instruction is 2 instruction words (4 bytes) wide and takes 3 machine cycles to complete.

## LDI: Load Immediate

## Description

This instruction loads an 8-bit constant into register Rd.
Operation
Rd $\Leftarrow K$

| Syntax | Operands |
| :--- | :---: |
| LDI Rd, K | $16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$ |

Program Counter $\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

1110 KKKK dddd KKKK
Status Register Usage
I THSVNZC

-     -         -             -                 -                     - 

This instruction does not modify any SREG bits.

## Example

ldi r31,\$1f ; load 31 into r31
ldi r30,30 ; load 30 into r30
Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## LDS: Load Direct from Data Space

## Description

This instruction loads one byte from data space into register Rd. The data space consists of the register file, I/O memory, and internal SRAM.

## Operation

$\mathrm{Rd} \Leftarrow(\mathrm{k})$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| LDS Rd, k | $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{k} \leq 65535$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+2$ |

## Instruction Format

1001 000d dddd 0000
kkkk kkkk kkkk kkkk

Status Register Usage
I T H S V N Z C

-     -         -             -                 -                     - 

This instruction does not modify any SREG bits.

## Example

```
    lds r22,$ff00 ; load r22 with contents of data space location $ff00
    andi r22,$fe ; clear bit 0 in r22
    sts $ff00,r22 ; write modified data back to where it came from
```


## Space/Time

This instruction is 2 instruction words (4 bytes) wide and takes 2 machine cycles to complete.

## LSR: Logical Shift Right

## Description

Shifts all bits in Rd one place to the right. Bit 7 of Rd is cleared. Bit 0 of Rd is loaded into the C flag of the SREG. This operation effectively divides an unsigned value by two. The C flag can be used to round the result.

## Operation <br> $\mathrm{C} \Leftarrow \operatorname{Rd}[0] \Leftarrow \operatorname{Rd}[1] \Leftarrow \operatorname{Rd}[2] \Leftarrow \operatorname{Rd}[3] \Leftarrow \operatorname{Rd}[4] \Leftarrow \operatorname{Rd}[5] \Leftarrow \operatorname{Rd}[6] \Leftarrow \operatorname{Rd}[7] \Leftarrow 0$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| LSR Rd | $0 \leq d \leq 31$ | $P C \Leftarrow P C+1$ |

## Instruction Format

1001 010d dddd 0110
Status Register Usage
I T H S V N Z C

-     - ? ? 0 ? ?
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests
$\mathrm{V} \Leftarrow N \oplus C$ (for N and C after the shift)
$\mathrm{N} \Leftarrow 0$
Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

$$
\mathrm{C} \Leftarrow R d 0
$$

Set if the LSB of Rd was set before the shift.

## Example

| lsr r8 ; shift r8 right, putting bit 0 into the C flag <br> brbs 0, BitWasOne ; if bit 0 was a 1, branch to BitWasOne <br> $\ldots$ ; branch destination |  |
| :--- | :--- |
| BitWasOne: nop |  |

## Space/Time

This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

## MOV: Move Value From Register

## Description

This instruction moves the value in Rr into Rd . The value in Rr remains unchanged, while the destination register Rd is loaded with a copy of Rr .

## Operation

$R d \Leftarrow \operatorname{Rr}$

Syntax
MOV Rd,Rr

Operands
$0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$

## Program Counter

$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

0010 11rd dddd rrrr

## Status Register Usage

I T H S V N Z C

-     -         -             -                 -                     - 

This instruction does not modify any SREG bits.

## Example

mov r16,r0 ; copy r0 into r16
call check ; call subroutine
check:
cpi r16,\$11 ; compare r16 to 17
ret ; return from subroutine
Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## NEG: Two's Complement

## Description

This instruction replaces the contents of register Rd with its two's complement; the value $\$ 80$ is left unchanged.

## Operation

$\mathrm{Rd} \Leftarrow \$ 00-\mathrm{Rd}$

Syntax
Operands
$0 \leq \mathrm{d} \leq 31$

Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

Instruction Format
1001 010d dddd 0001

## Status Register Usage

I T H S V N Z C

-     - ? ? ? ? ?
$\mathrm{H} \Leftarrow R 3+R d 3$
Set if there was a borrow from bit 3 .
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests

$$
\mathrm{V} \Leftarrow R 7 \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if there is a two's complement overflow from the implied subtraction from $\$ 00$.
A two's complement overflow will occur if and only if the result is $\$ 80$.

$$
\mathrm{N} \Leftarrow R 7
$$

Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .
$\mathrm{C} \Leftarrow R 7+R 6+R 5+R 4+R 3+R 2+R 1+R 0$
Set if there is a borrow in the implied subtraction from $\$ 00$. The C flag will always be set unless the result is $\$ 00$.

## Example

neg r19
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 1 machine cycle to complete.

## NOP: No Operation

## Description

This instruction performs a single-cycle No Operation.

## Operation

none

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| NOP | none | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ |

## Instruction Format

0000000000000000

## Status Register Usage

I T H S V N Z C

-     -         -             -                 -                     -                         - 

This instruction does not modify any SREG bits.

```
Example
    call DelaySevenCycles
DelaySevenCycles:
    nop
    nop
    nop
    ret ; return takes 4 cycles
```

Space/Time

This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## OR: Logical OR

## Description

Computes the bitwise logical OR of the contents of registers Rd and Rr and places the result in Rd.

## Operation

$\mathrm{Rd} \Leftarrow \mathrm{Rd} \mathrm{v} \mathrm{Rr}$

## Syntax

Operands
OR Rd, Rr

$$
0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31
$$

Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

0010 10rd dddd rrrr

## Status Register Usage

I T H S V N Z C

-     - ? 0 ? ?
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests
$\mathrm{V} \Leftarrow 0$
V is always cleared by this instruction.
$\mathrm{N} \Leftarrow R 7$
Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

## Example

or $r 16, r 1$; perform OR of r16 with r1
Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## ORI: Logical OR with Immediate

## Description

Computes the bitwise logical OR of the contents of register Rd and a constant and places the result in Rd.

## Operation

$\mathrm{Rd} \Leftarrow \mathrm{Rd} \mathrm{v} \mathrm{K}$

## Syntax <br> ORI Rd,K

Operands
$16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$
Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

0110 KKKK dddd KKKK

## Status Register Usage

I T H S V N Z C

-     - ? 0 ? ?
$\mathrm{S} \Leftarrow N \oplus V$, for signed tests
$\mathrm{V} \Leftarrow 0$
V is always cleared by this instruction.
$\mathrm{N} \Leftarrow R 7$
Set if MSB of the result is set.

$$
\mathrm{Z} \Leftarrow \overline{R 7} \bullet \overline{R 6} \bullet \overline{R 5} \bullet \overline{R 4} \bullet \overline{R 3} \bullet \overline{R 2} \bullet \overline{R 1} \bullet \overline{R 0}
$$

Set if the result of the operation was 0 .

## Example

ori $\mathrm{r} 16, \$ \mathrm{FO}$; set high nibble of r 16
ori r17,1 ; set bit 0 of r17

## Space/Time

This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## OUT: Store Register Value to I/O Location

## Description

This instruction stores the value of register Rr into an address in I/O space.
Operation
$\mathrm{I} / \mathrm{O}(\mathrm{A}) \Leftarrow \mathrm{Rr}$

Syntax
OUT A, Rr

Operands
$0 \leq \mathrm{r} \leq 31,0 \leq \mathrm{A} \leq 63$

Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+1$

## Instruction Format

1011 1AAr rrrr AAAA
Status Register Usage
I THSVNZC

-     -         -             -                 -                     -                         - 

This instruction does not modify any SREG bits.

## Example

ldi r16,\$08 ; load 00001000 into r16
out $\$ 05, r 16$; set PORTB pin 3 (PORTB[3])

## Space/Time

This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## POP: Pop Value from Stack into Register

## Description

This instruction loads register Rd with a value from the stack. The stack pointer (SP) is incremented by 1 before the pop. The stack is not scrubbed as a result of this operation.

## Operation

$\mathrm{Rd} \Leftarrow \operatorname{STACK}(\mathrm{SP})$

| Syntax | Operands | Program Counter | Stack |
| :--- | :--- | :--- | ---: |
| POP Rd | $0 \leq \mathrm{d} \leq 31$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ | $\mathrm{SP} \Leftarrow \mathrm{SP}+1$ |

## Instruction Format

1001 000d dddd 1111

## Status Register Usage

I T H S V N Z C

-     - 

This instruction does not modify any SREG bits.

## Example

call MyFunction
...
MyFunction:
push r31 ; save r31
push r30 ; save r30
... ; more work here...
pop r30 ; restore r30
pop r31 ; restore r31
ret
Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## PUSH: Push Register Value onto Stack

## Description

This instruction stores the value of register Rr on the stack. The stack pointer (SP) is decremented by 1 after the push. The value in register Rr is not affected by this instruction.

## Operation

$\operatorname{STACK}(\mathrm{SP}) \Leftarrow \operatorname{Rr}$

| Syntax | Operands | Program Counter | Stack |
| :--- | :---: | :--- | ---: |
| PUSH Rr | $0 \leq \mathrm{r} \leq 31$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ | $\mathrm{SP} \Leftarrow \mathrm{SP}-1$ |

## Instruction Format

1001 001r rrrr 1111

## Status Register Usage

I T H S V N Z C
$-$

This instruction does not modify any SREG bits.

## Example

call MyFunction
. . .
MyFunction:
push r31 ; save r31
push r30 ; save r30
... ; more work here...
pop r30 ; restore r30
pop r31 ; restore r31
ret
Space/Time
This instruction is 1 instruction word (2 bytes) wide and takes 1 machine cycle to complete.

## RCALL: Relative Call to Subroutine

## Description

This instruction makes a relative call to an address within PC $-2 \mathrm{~K}+1$ and $\mathrm{PC}+$ 2 K instruction words. The address of the instruction after the RCALL is stored onto the stack as the return address. The stack pointer ( SP ) is decremented by two bytes (one instruction word) after the return address is stored.

## Operation

$\mathrm{PC} \Leftarrow \mathrm{PC}+\mathrm{k}$

| Syntax | Operands | Program Counter | Stack |
| :--- | :--- | :--- | ---: |
| RCALL k | $-2 \mathrm{~K} \leq \mathrm{k} \leq \mathrm{K}$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+1$ | $\mathrm{STACK} \Leftarrow \mathrm{PC}$ |
| . |  |  | $\mathrm{SP} \Leftarrow \mathrm{SP}-2$ |

## Instruction Format

1101 kkkk kkkk kkkk
Status Register Usage
I T H S V N Z C

-     -         -             -                 -                     - 

This instruction does not modify any SREG bits.

## Example

rcall MyFunction
...
MyFunction:
push r31 ; save r31
push r30 ; save r30
... ; more work here...
pop r30 ; restore r30
pop r31 ; restore r31
ret
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 3 machine cycles to complete.

## RET: Return from Subroutine

## Description

This instruction actualizes a return from a subroutine. The return address is loaded from the stack. The stack pointer (SP) is incremented by two bytes (one instruction word) before the return address is retrieved from the stack.

## Operation

$\mathrm{PC} \Leftarrow \operatorname{STACK}(\mathrm{SP})$

## Syntax <br> RET

## Operands

This instruction has no operands

## Instruction Format

1001010100001000

## Status Register Usage

I T H S V N Z C

-     - 

This instruction does not modify any SREG bits.

## Example

rcall MyFunction
...
MyFunction:
push r31 ; save r31
push r30 ; save r30
... ; more work here...
pop r30 ; restore r30
pop r31 ; restore r31
ret
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 4 machine cycles to complete.

## RETI: Return from Interrupt

## Description

This instruction actualizes a return from an interrupt. The return address is loaded from the stack. The stack pointer (SP) is incremented by two bytes (one instruction word) before the return address is retrieved from the stack. This instruction sets the Global Interrupt flag in SREG to permit further interrupts.

Operation
$\mathrm{PC} \Leftarrow \operatorname{STACK}(\mathrm{SP})$

| Syntax | Operands | Stack |
| :--- | :---: | :---: |
| RETI | This instruction has no operands | $\mathrm{SP} \Leftarrow \mathrm{SP}+2$ |

## Instruction Format

1001010100011000

Status Register Usage
I T H S V N Z C
1-- - - -
$\mathrm{I} \Leftarrow 1$
I is always set by this instruction.

## Example

ISR_0:
push r0 ; save r0
... ; more work here...
pop r0 ; restore r0
reti
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 4 machine cycles to complete.

## RJMP: Relative Jump

## Description

This instruction makes an unconditional absolute branch to a location within PC $2 \mathrm{~K}+1$ and $\mathrm{PC}+2 \mathrm{~K}$ instruction words in Program Memory.

## Operation

$\mathrm{PC} \Leftarrow \mathrm{PC}+\mathrm{k}$
Syntax
Operands
$-2 \mathrm{~K} \leq \mathrm{k} \leq 2 \mathrm{~K}$
Program Counter
$\mathrm{PC} \Leftarrow \mathrm{PC}+\mathrm{k}$

## Instruction Format

1100 kkkk kkkk kkkk

## Status Register Usage

I T H S V N Z C

This instruction does not modify any SREG bits.

## Example

cpi r16,\$42 ; compare r16 to 66
brbs 1,error ; if not equal, error rjmp ok
error:
add r16,r17
inc r16
ok: nop
Space/Time
This instruction is 1 instruction word ( 2 bytes) wide and takes 2 machine cycles to complete.

## STS: Store Direct to Data Space

## Description

This instruction stores one byte from register Rr into data space. The data space consists of the register file, I/O memory, and internal SRAM.

## Operation

$(\mathrm{k}) \Leftarrow \operatorname{Rr}$

| Syntax | Operands | Program Counter |
| :--- | :---: | ---: |
| STS $\mathrm{k}, \mathrm{Rr}$ | $0 \leq \mathrm{r} \leq 31,0 \leq \mathrm{k} \leq 65535$ | $\mathrm{PC} \Leftarrow \mathrm{PC}+2$ |

Instruction Format
1001 001r rrrr 0000
kkkk kkkk kkkk kkkk
Status Register Usage
I T H S V N Z C

-     -         - 

This instruction does not modify any SREG bits.

## Example

lds r22,\$ff00 ; load r22 with contents of data space location $\$ \mathrm{ff} 00$ andi r22,\$fe ; clear bit 0 in r22
sts $\$ f f 00, r 22$; write modified data back to where it came from

## Space/Time

This instruction is 2 instruction words (4 bytes) wide and takes 2 machine cycles to complete.

## Chapter 3

## ATmega328 Ports

The AVR family of processors contains a set of 8-bit ports. These ports are essentially pins that are tied to 8-bit registers, and are used to communicate with the world outside the processor. Ports on AVR processors are reconfigurable and are mapped into data memory. Ports must be configured before they are used. Figure 3.1 shows the ports on the ATmega328 and the addresses to which they are mapped.

| I/O Space Address | Data Space Address | Register Name |
| :---: | :---: | :---: |
| $0 \times 0 B$ | $0 \times 2 B$ | PORTD |
| $0 \times 0 A$ | $0 \times 2 A$ | DDRD |
| $0 \times 09$ | $0 \times 29$ | PIND |
| $0 \times 08$ | $0 \times 28$ | PORTC |
| $0 \times 07$ | $0 \times 27$ | DDRC |
| $0 \times 06$ | $0 \times 26$ | PINC |
| $0 \times 05$ | $0 \times 25$ | PORTB |
| $0 \times 04$ | $0 \times 24$ | DDRB |
| $0 \times 03$ | $0 \times 23$ | PINB |

Figure 3.1: Memory-Mapped ATmega328 Ports
Individual pins associated with a given port can be configured to be either an input or an output at any given time. The role of an individual pin (or all of the pins) associated with a given port can be changed at runtime. Figure 3.2 shows assembly language code for configuring pin 2 of PORTD (or PORTD [2]) as an input. This sample code configures the data direction of PORTD [2] without changing the data direction associated with any of the other pins. This sample uses data space
instructions (lds and sts), and therefore must use the "Data Space Address" of DDRD as depicted in Figure 3.1 in order to configure the data direction of PORTD pin 2.

```
.equ _ddrd = $2a
lds r24,_ddrd ; load r24 with DDRD
andi r24,$fb ; clear Pin 2 (to make it an input)
sts _ddrd,r24 ; write back to DDRD
```

Figure 3.2: Configuring PORTD Pin 2 as Input

