

Operating Systems CS240

Dr. Axel Krings

JEB 320

208 885-4078

krings@uidaho.edu

<http://www.cs.uidaho.edu/~krings>

Sequence 1

CS 240

1

Computer System Overview

Chapter 1

Sequence 1

CS 240

2

Operating System

- Exploits the hardware resources of one or more processors
- Provides a set of services to system users
- Manages secondary memory and I/O devices

Sequence 1

CS 240

3

Basic Elements

- Processor
- Main Memory
 - volatile
 - referred to as real memory or primary memory
- I/O modules
 - secondary memory devices
 - communications equipment
 - terminals
- System bus
 - communication among processors, memory, and I/O modules

Sequence 1

CS 240

4

Processor

- Two internal registers
 - Memory address register (MAR)
 - Specifies the address for the next read or write
 - Memory buffer register (MBR)
 - Contains data written into memory or receives data read from memory
 - I/O address register
 - I/O buffer register

Sequence 1

CS 240

5

Top-Level Components




Figure 1.1 Computer Components: Top-Level View

Sequence 1

CS 240

6

Processor Registers

- User-visible registers
 - Enable programmer to minimize main-memory references by optimizing register use
- Control and status registers
 - Used by processor to control operating of the processor
 - Used by privileged operating-system routines to control the execution of programs

Sequence 1

CS 240

7

User-Visible Registers

- May be referenced by machine language
- Available to all programs - application programs and system programs
- Types of registers
 - Data
 - Address
 - Index
 - Segment pointer
 - Stack pointer

Sequence 1

CS 240

8

User-Visible Registers

- Address Registers
 - Index
 - Involves adding an index to a base value to get an address
 - Segment pointer
 - When memory is divided into segments, memory is referenced by a segment and an offset
 - Stack pointer
 - Points to top of stack

Sequence 1

CS 240

9

Control and Status Registers

- Program Counter (PC)
 - Contains the address of an instruction to be fetched
- Instruction Register (IR)
 - Contains the instruction most recently fetched
- Program Status Word (PSW)
 - Condition codes
 - Interrupt enable/disable
 - Supervisor/user mode

Sequence 1

CS 240

10

Control and Status Registers

- Condition Codes or Flags
 - Bits set by the processor hardware as a result of operations
 - Examples
 - Positive result
 - Negative result
 - Zero
 - Overflow

Sequence 1

CS 240

11

Instruction Execution

- Two steps
 - Processor reads instructions from memory
 - Fetches
 - Processor executes each instruction

Sequence 1

CS 240

12

Instruction Register


- Fetched instruction is placed in the instruction register
- Categories
 - Processor-memory
 - Transfer data between processor and memory
 - Processor-I/O
 - Data transferred to or from a peripheral device
 - Data processing
 - Arithmetic or logic operation on data
 - Control
 - Alter sequence of execution

Sequence 1


CS 240

15

Characteristics of a Hypothetical Machine



(a) Instruction format



(b) Integer format

Program Counter (PC) = Address of instruction
Instruction Register (IR) = Instruction being executed
Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from Memory
0010 = Store AC to Memory
0101 = Add to AC from Memory

(d) Partial list of opcodes


Figure 1.3 Characteristics of a Hypothetical Machine

Sequence 1

CS 240

16

Example of Program Execution



Sequence 1

Figure 1.4 Example of Program Execution
(contents of memory and registers in hexadecimal)

17

Direct Memory Access (DMA)

- I/O exchanges occur directly with memory
- Processor grants I/O module authority to read from or write to memory
- Relieves the processor responsibility for the exchange

Sequence 1

CS 240

18

Interrupts


- Interrupt the normal sequencing of the processor
- Most I/O devices are slower than the processor
 - Processor must pause to wait for device

Classes of Interrupts

Table 1.1 Classes of Interrupts


Program	Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to execute an illegal machine instruction, and reference outside a user's allowed memory space.
Timer	Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.
I/O	Generated by an I/O controller, to signal normal completion of an operation or to signal a variety of error conditions.
Hardware failure	Generated by a failure, such as power failure or memory parity error.

Program Flow of Control Without Interrupts




21

Program Flow of Control With Interrupts, Short I/O Wait



22

Program Flow of Control With Interrupts; Long I/O Wait



Sequence 1

23

(c) Interrupts; long I/O wait

Interrupt Handler

- Program to service a particular I/O device
- Generally part of the operating system


Sequence 1

CS 240

24

Interrupts

- Suspends the normal sequence of execution



Sequence 1

Figure 1.6 Transfer of Control via Interrupts

25

Interrupt Cycle




Figure 1.7 Instruction Cycle with Interrupts

Sequence 1

CS 240

26

Interrupt Cycle


- Processor checks for interrupts
- If no interrupts, fetch the next instruction for the current program
- If an interrupt is pending, suspend execution of the current program, and execute the interrupt-handler routine

Sequence 1

CS 240

27

Timing Diagram Based on Short I/O Wait



Sequence 1

Figure 1.8 Program Timing: Short I/O Wait

28

Timing Diagram Based on Long I/O Wait




Figure 1.9 Program Timing: Long I/O Wait

Simple Interrupt Processing





Figure 1.10 Simple Interrupt Processing

Changes in Memory and Registers for an Interrupt




Sequence 1

Figure 1.11 Changes in Memory and Registers for an Interrupt

Multiple Interrupts

- Disable interrupts while an interrupt is being processed




(a) Sequential interrupt processing

Sequence 1

32

Multiple Interrupts

- Define priorities for interrupts



(b) Nested interrupt processing

Sequence 1

CS 240

33

Multiple Interrupts




Figure 1.13 Example Time Sequence of Multiple Interrupts

Sequence 1

CS 240

34

Interrupts

- Think of testing or verifying the correctness of a program.
- What issues or potential problems can you think of w.r.t. user defined interrupts?

Multiprogramming

- Processor has more than one program to execute
- The sequence the programs are executed in depends on their relative priority and whether they are waiting for I/O
- After an interrupt handler completes, control may not return to the program that was executing at the time of the interrupt

Memory Hierarchy


- Faster access time, greater cost per bit
- Greater capacity, smaller cost per bit
- Greater capacity, slower access speed

Sequence 1

CS 240

37

Memory Hierarchy



Sequence 1

Figure 1.14 The Memory Hierarchy

38

Going Down the Hierarchy

- Decreasing cost per bit
- Increasing capacity
- Increasing access time
- Decreasing frequency of access of the memory by the processor
 - Locality of reference

Secondary Memory

- Nonvolatile
- Auxiliary memory
- Used to store program and data files

Disk Cache

- A portion of main memory used as a buffer to temporarily to hold data for the disk
- Disk writes are clustered
- Some data written out may be referenced again. The data are retrieved rapidly from the software cache instead of slowly from disk

Cache Memory

- Invisible to operating system
- Increase the speed of memory
- Processor speed is faster than memory speed
- Exploit the principle of locality

Cache Memory




Figure 1.16 Cache and Main Memory

Sequence 1

CS 240

43

Cache Memory

- Contains a copy of a portion of main memory
- Processor first checks cache
- If not found in cache, the block of memory containing the needed information is moved to the cache and delivered to the processor

Sequence 1

CS 240

44

Cache/Main Memory System





Figure 1.17 Cache/Main-Memory Structure

Cache Read Operation



Sequence 1

Figure 1.18 Cache Read Operation

46

Cache Design

- Cache size
 - Small caches have a significant impact on performance
- Block size
 - The unit of data exchanged between cache and main memory
 - Larger block size: what are the consequences?
 - Smaller block sizes: what now?

Sequence 1

CS 240

47

Cache Design

- Mapping function
 - Determines which cache location the block will occupy
- Replacement algorithm
 - Determines which block to replace
 - E.g. Least-Recently-Used (LRU) algorithm

Sequence 1

CS 240

48

Cache Design

- Write policy
 - When the memory write operation takes place
 - Can occur every time block is updated
 - Can occur only when block is replaced
 - Minimizes memory write operations
 - Leaves main memory in an obsolete state


Sequence 1

CS 240

49

Programmed I/O

- I/O module performs the action, not the processor
- Sets appropriate bits in the I/O status register
- No interrupts occur
- Processor checks status until operation is complete
 - this is “polling”




Sequence 1

CS 240

50

Interrupt-Driven I/O

- Processor is interrupted when I/O module ready to exchange data
- Processor saves context of program executing and begins executing interrupt-handler
- No needless waiting
- However, still consumes a lot of processor time because every word read or written passes through the processor




Sequence 1

CS 240

51

Direct Memory Access

- Transfers a block of data directly to or from memory
- An interrupt is sent when the transfer is complete
- Processor continues with other work



Sequence 1

CS 240

52