

CS 451 / 551 / ECE 541

ADVANCED  
COMPUTER ARCHITECTURE

SESSION no. 8

## PIPELINE HAZARDS

- STRUCTURAL — RESOURCES
- DATA - DEPENDENCY
- CONTROL - CONDITIONAL BRANCHES

STALL PIPELINE - WAIT  
REDUCE SPEED ADVANTAGE

OR

HARDWARE / SOFTWARE SOLUTIONS TO  
AVOID STALLING

EX C-14. DATA HES 40% OF INSTR.

CPI = 1 NO HAZARDS

ASSUME: PROCESSOR W/ HAZARDS

CLOCK 1.05 X NO. HAZARDS CLOCK

University of Idaho

REDUCE HAZARDS  $\Rightarrow$  EXTRA CIRCUITS

$\Rightarrow$  LONGER DELAY  $\Rightarrow$  SLOWER CLOCK.

WHAT IS PAYOFF OF EXTRA EFFORT TO

REDUCE HAZARDS

AVG. INSTR. TIME = CPI  $\times$  CLOCK CYCLE TIME



P1: NO STALLS, NO HAZARDS  $\swarrow$  % DATA INSTR

$$\text{AVG INSTR. TIME} = (1 + 0.4 \times 1) =$$

$$\frac{\text{CLOCK CYCLE TIME}}{1.05} = 1.3$$


NO HAZARDS: 1.3  $\times$  SLOWER THAN HAZARDS.

# Pipelining has to work with interrupts



University of Idaho

EXAMPLE:



IF  $\neq$  MEM ACCESS MEMORY

IN SAME CLOCK CYCLE


• MEMORY ACCESS CONFLICT

1) STALL

2) SEPARATE "I & D" SPACE  
HARVARD ARCHITECTURE  
MEMORY

Q: LIMITATION w/ HARVARD ARCH?

INSTR  
MEM




DATA  
MEM

PC

- . WASTED MEMORY!
- . USE SAME MEM FOR INSTR
- \* DATA - CAN USE ALL OF IT!

SAME MEM INSTR & DATA.



University of Idaho

STRUCTURAL: EXTRA RESOURCES

MEM, LOGIC BLOCKS,  
REGISTERS...

( DUPLICATE  
HARDWARE )

• EXTRA INTERCONNECT —  
'ROUTABILITY'




1. MULTIPLEXERS

SELECT

S = [S1 S0]

TRANSFORMS BIT PATTERNS




S=01

```

if S == '00' else if S == '11'
  DR < SR0      DR < SR3
else if S == '01' else if S == '10'
  DR < SR2      DR < SR1
  
```



PROBATION EDGE. START REG

TRANSFER



LATCH!

## 2. SHARED BUS



ELECTRICALLY  
PHYSICALLY  
DISCONNECT  
INPUT FROM  
OUTPUT

~~DR~~ DR ← SR2

if CO = '1' ; AND C1, C2, C3, CD = 0

RD ← SR0


if ~~CA~~ = '111'

DR ← SET

;

if C3 = '1'

DR ← SR3



# SHARED BUS: ADVANTAGE(S)

LESS WIRING - SHARE ROUTING

S. B. . DISADVANTAGE(S)

SLOWER - ONLY ONE DEVICE CAN "TALK" AT A TIME.


EX ~~MEMORY~~ MEMORY ACCESS



Parallel

DATA

CLK




Shared (multiplexed)

ADDR

DATA

CLK



The MIPS implementation here uses mux-based interconnect.

Figure C.21 The implementation of the MIPS data path allows every instruction to be executed in 4 or 5 clock cycles. Although the PC is shown in the portion of the data path that is used in instruction fetch and the registers are shown in the portion of the data path that is used in instruction decode/register fetch, both of these functional units are read as well as written by an instruction. Although we show these functional units in the cycle corresponding to where they are read, the PC is written during the memory access clock cycle and the registers are written during the write-back clock cycle. In both cases, the writes in later pipe stages are indicated by the multiplexer output (in memory access or write-back), which carries a value back to the PC or registers. These backward-flowing signals introduce much of the complexity of pipelining, since they indicate the possibility of hazards.

## C-16 DATA HAZARDS

### DATA DEPENDENCY

DADD R1, R2

DSUB R4, R3

FIXES?

• INSTRUCTION REORDERING


• FORWARDING

• MOVE THE ADD RESULT IN THE PIPELINE TO THE STAGE THAT NEEDS IT.


• CHANGE IN PIPELINE DESIGN.

• BEGINNING OF OUT OF ORDER EXECUTION.

University of Idaho  
BRANCH HAZARDS



INSTR



CHOICE:

PC ← PC + 4

OR

PC ← BRANCH TARGET



STRATEGIES

1. FREEZE OR FLUSH - DON'T FILL PIPELINE UNTIL WE KNOW: 'TAKEN' OR NOT
2. PREDICT: TAKEN  
FETCH TARGET INSTR.
3. PREDICT: NOT TAKEN  
FETCH PC + 4
4. REORDERING - FILL PIPELINE WITH INSTRUCTIONS THAT HAVE TO BE EXECUTED ANYWAY.