

CS 451 / 551 / ECE 541

ADVANCED  
COMPUTER ARCHITECTURE

SESSION no. 6

APPENDIX C: INSTRUCTION PIPELINING

INSTRUCTION LEVEL PARALLELISM (ILP)

- TRANSPARENT TO PROGRAMMER  
(COMPILER MAY CHANGE)

ASSEMBLY LINE

ELSE - SIMPLE INSTRUCTIONS EASIER  
RISC TO PIPELINE

- BREAK INSTRUCTION EXECUTION INTO STAGES

- IMPLEMENT EACH STAGE IN SEPARATE HARDWARE
- SIMULTANEOUSLY

University of Idaho

• INCREASE THRUPT.

MIPS MODEL

MORE THAN A CLOCK (INSTRUCTION)

(CPI)

~~DATA~~


DATA TRANSFER

ARITHMETIC / LOGICAL

CONTROL

~~FLOATING PT~~

# EXECUTION STEPS - NO PIPELINING



1.  $IR \leftarrow MEM[PC]$

$PC \leftarrow PC + 1$  . next instr.

2. ID


DATA TRANSFER - COMPUTE ADDR

ALU - READ DATA REGISTERS

BR - EQUALITY TEST; COMPUTE  
BRANCH TARGET

3. EX -

MEM - compute mem addr  
(use ALU) <sup>DADD</sup>



4. MEM - read or write to address  
computed in EX

5. WB - ALU VALUE → REG

5

WB  
Write-back

MEM  
Memory access

EX  
Execute/  
address calculation

ID  
Instruction decoder/  
register fetch

IF  
Instruction fetch




Figure C.21 The implementation of the MIPS data path allows every instruction to be executed in 4 or 5 clock cycles. Although the PC is shown in the portion of the data path that is used in instruction fetch and the registers are shown in the portion of the data path that is used in instruction decode/register fetch, both of these functional units are read as well as written by an instruction. Although we show these functional units in the cycle corresponding to where they are read, the PC is written during the memory access clock cycle and the registers are written during the write-back clock cycle. In both cases, the writes in later pipe stages are indicated by the multiplexer output (in memory access or write-back), which carries a value back to the PC or registers. These backward-flowing signals introduce much of the complexity of pipelining, since they indicate the possibility of hazards.





Figure C.21 The implementation of the MIPS data path allows every instruction to be executed in 4 or 5 clock cycles. Although the PC is shown in the portion of the data path that is used in instruction fetch and the registers are shown in the portion of the data path that is used in instruction decode/register fetch, both of these functional units are read as well as written by an instruction. Although we show these functional units in the cycle corresponding to where they are read, the PC is written during the memory access clock cycle and the registers are written during the write-back clock cycle. In both cases, the writes in later pipe stages are indicated by the multiplexer output (in memory access or write-back), which carries a value back to the PC or registers. These backward-flowing signals introduce much of the complexity of pipelining, since they indicate the possibility of hazards.



OP | R1 | R2 | IMMED

BEQ R2 if (R2 == 0) PC ← PC + OFFSET


Figure C.21 The implementation of the MIPS data path allows every instruction to be executed in 4 or 5 clock cycles. Although the PC is shown in the portion of the data path that is used in instruction fetch and the registers are shown in the portion of the data path that is used in instruction decode/register fetch, both of these functional units are read as well as written by an instruction. Although we show these functional units in the cycle corresponding to where they are read, the PC is written during the memory access clock cycle and the registers are written during the write-back clock cycle. In both cases, the writes in later pipe stages are indicated by the multiplexer output (in memory access or write-back), which carries a value back to the PC or registers. These backward-flowing signals introduce much of the complexity of pipelining, since they indicate the possibility of hazards.







# PIPELINED INSTRUCTIONS

## PIPELINE REGISTERS - ISOLATE STAGES

REGISTER: SET OF FLIP FLOPS  
w/ COMMON CLOCK







CHALLENGE

MAKE SURE WE DON'T NEED SAME RESOURCE FOR DIFFERENT OPERATIONS AT SAME TIME.

e.g. ALU - ADD REGISTER (DADD)  
GENERATE ADDRESSES

.MEM -  
.BR -

Q: IS THIS A PROBLEM FOR

FIG. C-21 DESIGN, NO PIPELINING  
A: NO - DON'T NEED ALU AT THE SAME TIME FOR DIFFERENT INSTR.

## PIPELINE HAZARDS C.2

1. STRUCTURE HAZARDS - HW CAN'T SUPPORT ALL COMBINATIONS OF INSTR. AT SAME TIME - RESOURCE CONTENTION

### 2. DATA HAZARDS

DMUL R1, R2     R1 ← R1 × R2  
DADD R1, R3     R1 ← R1 + R3  
DADD depends on DMUL result

### 3. CONTROL HAZARDS

2

### 3. CONTROL HAZARDS

DSUB R4, R2

BEQ LOOP.


. Do we branch or not?

Don't know until DSUB  
completed.

---

WHAT DO WE DO WHEN WE HAVE A HAZARD?

STALL THE PIPELINE UNTIL HAZARD  
RESOLVED. BUBBLE



HAZARDS ~~RE~~ INTRODUCE PIPELINE  
"BUBBLES"

- REGIONS OF NO WORK
- FLOW THRU PIPELINE
- REDUCE PERFORMANCE ADVANTAGE  
OF PIPELINING

## SOLUTIONS

1. HARDWARE
2. SOFTWARE
  - INSTRUCTION RE-ORDERING