

CS 451 / 551 / ECE 541

ADVANCED
COMPUTER ARCHITECTURE

SESSION no. 17

B.S. PROTECTION PROCESS

OLD DAYS: A PROCESS // JOB
OPERATOR STARTS & STOPS

THEN: TIME SHARING

- MULTIPLE USERS, "TIME SLICE"
- APPEARS SIMULTANEOUS, BUT
 - MULTITASKING
 - CONCURRENT
- EACH USER = A PROCESS
 - CAN SPAWN CHILD PROCESSES
- OS ALSO PROCESSES

PROCESS ABSTRACTION: SUPER USEFUL

EACH PROCESS HAS CONTEXT:

- . PC
- . STACK
- . STATUS (N, Z, V, C)

MULTIPLE PROCESSES IN MEMORY
AT ONCE

DIFFERENT FROM THREAD:

- . SHARED MEMORY ADDRESS
SPACE, CONTEXT)


EACH PROCESS & THREAD MUST RUN CORRECTLY
IF INTERRUPTED.



MEMORY PROTECTION

- 1) KEEP PROCESSES FROM INTERFERING -
 - OVERWRITING EACH OTHER'S MEMORY

ARBITRATE RESOURCES



- 2) SECURITY - PREVENT EXTERNAL AGENTS FROM MODIFYING RUNNING SYSTEM



University of Idaho

EACH PROCESS "OWNS" SOME PHYSICAL MEMORY

SIMPLE: USER SPACE - PRIVILEGES
USER ACCESS

SYSTEM (SUPERVISOR, KERNEL) SPACE
SYSTEM ACCESS PRIVILEGES

COMPLEX: MULTILEVEL PROTECTION

INTEL: "RINGS" IA-32

LEVEL 0: SYSTEM, MOST RESTRICTED

LEVEL 1:

LEVEL 2:

LEVEL 3: USER, USER SPACE

BASICS OF MEMORY PROTECTION

- TEXT i86
- CONCEPTUALLY: LIKE FILE ACCESS IN UNIX
chmod: user group world
wx wx wx ?
root
- GLOBAL ADDRESS SPACE - EXAS PROCESSES SHARED - ACROSS PROCESSES
- LOCAL ADDRESS SPACE ACCESSIBLE BY "OWNER", SELECT OTHERS WITH HIGHER PRIVILEGE


ENFORCE IN HARDWARE

- SETS OF REGISTERS
- "WATCHDOG" CIRCUITS

ATTEMPTED ACCESS OUT-
SIDE PRIVILEGE ZONE:
"EXCEPTION"

SOME COMPLICATIONS

- SHARED LIBRARIES
- INHERIT PRIVILEGES OF
CALLING ROUTINE



PARALLELISM

Implicit - Transparent to user
INSTRUCTION LEVEL (ISM (ILP))

- PIPELINING
- SUPERSCALAR - MULTIPLE EXECUTION UNITS
- SPEEDUP? 10X

EXPLICIT PARALLELISM

1. DATA LEVEL - CH. 4
 - Many repetitive operations on streams of data
 - Typically in a loop

MIND: Data (path) pipelines

Multimedia

2. THREAD LEVEL (CH. 5)

MIND - Different instructions,
Different data

Examples

SERVER - eg. DATABASE SERVER

- MANY CLIENTS
- REQUESTS ASYNCHRONOUS
- EACH REQUEST SPAWNS A THREAD
 - RUNS IN OWN TIME
- SPEED UP: DISPATCH THREADS TO MULTIPLE PROCESSORS

DATA PARALLELISM: MEDIA EXAMPLE

COLOR SPACE CONVERSION

PIXEL $\in \{0, 255\}$





IMAGE (NO LIGHT)
COLOR: 3 IMAGE 'PLANES'



RED $\in \{0, 255\}$

NO RED


MAX (SATURATED) RED

GREEN $\in \{0, 255\}$


BLUE $\in \{0, 255\}$

University of Idaho


IMAGE FORMATION "PASSES" RED



RGB



EACH COLOR IS A
POINT IN RGB
SPACE



(I, Q) COLOR
OR "HUE"
COMPONENT

$$(R, G, B) \rightarrow (Y, I, Q)$$

↳ DISPLAY RGB

$$\begin{bmatrix} Y \\ I \\ Q \end{bmatrix} = \begin{bmatrix} .299 & .587 & .114 \\ .299 & -.587 & .114 \\ .217 & .523 & -.212 \end{bmatrix} \begin{bmatrix} R \\ G \\ B \end{bmatrix}$$

3×3 matrix R 3×1 vector -

on every frame

$4500 \times 3000 = 15,750,000$ pixels

BUT WAIT! THIS IS VIDEO: 50 FRAMES/SEC.

$15,750,000 \times 50 = 785 \times 10^6$ pixels/sec.

"STREAMING"

University of Idaho

IN SISD:

Image: Scan columns 0-3499

Image: Scan rows 0-4499

EACH PIXEL

Y: SCAN ROWS & RGB VECTOR

SUM OF PRODUCTS

I: SCAN ROW1 & RGB VECTOR

S.O.P.

Q: SCAN ROW2: RGB VECTOR

S.O.P.

MANY INSTRUCTIONS!
MUST BE FETCHED, DECODE, ...), WR

4 LOOP COUNTERS
9 MULTIPLIES, 9 ADDS

AS A VECTOR MACHINE

DEFINE VECTORS

$$R6B = 3 \times 3$$

$$ROW0 = 3 \times 1$$

$$ROW1 = 3 \times 1$$

$$ROW2 = 3 \times 1$$

$$Y = R6B \times ROW0^T$$

$$I = R6B \times ROW1^T$$

$$Q = R6B \times ROW2^T$$

INNER PRODUCT =
ONE INSTRUCTION

VECTOR INSTRUCTIONS

- VECTOR LOAD & STORE
- INNER PRODUCT
- VECTOR * SCALAR PRODUCT
- FEWER FETCHES
 - FASTER
 - LOWER POWER CONSUMPTION

EXAMPLES:

INTEL MMX MULTIMEDIA EXTENSIONS
AVX

ARM: NEON

ADVANCED SIMD

MPE: MEDIA PROCESSING ENGINE

TYPICALLY: VECTOR LENGTH = 64




Figure 4.1 Potential speedup via parallelism from MIMD, SIMD, and both MIMD and SIMD over time for x86 computers. This figure assumes that two cores per chip for MIMD will be added every two years and the number of operations for SIMD will double every four years.