

CS 451 / 551 / ECE 541

ADVANCED
COMPUTER ARCHITECTURE

SESSION no. 15

ADDRESS SPACE

n BITS $\Rightarrow 2^n$ MEMORY LOCATIONS

LOGICAL ADDRESSES \rightarrow

PHYSICAL ADDRESSES

n INCREASES ~ 1.5 BITS/YR.

$2^{1.5} = 3.2 \times$ per year

ADDRESSES

PDP-8 12 bits 4096 = 4K ~~B~~

PDP-11 16 bits 64 K ~~B~~ 16-ADDRESSES

VAX 32 bits \sim I & D SPACE

\sim 4 G-ADDR

DEC: DIGITAL EQUIPMENT CORP.

University of Idaho

DO DATA SIZE & ADDRESS WIDTH HAVE
TO BE THE SAME?

NO - BUT IF THEY ARE NOT, IT GETS
COMPLICATED.

DATA OPERATIONS ON:

- . PC
- . REGISTERS (ADDR)
- . MEMORY WORD
- . DATA PATH: ADDERS (EFFECTIVE
ADDR CAL C.)
- . INTERCONNECT - BUSES

INTEL 8086

16 BIT INTERNAL ADDR & DATA

20 BIT EXTERNAL ADDR. \Rightarrow

$$2^{20} = 1 \text{ M. ADDR}$$

+ 8 BIT I/O

SEGMENTED MEMORY



SEGMENT REGISTER

INTEL 80x86


8086 16 bit

80386 32 bits (1985)

PENTIUM, CITERON

64 BIT

HIERARCHY








FIG. 1





File:Disk-structure2.svg

From Wikipedia, the free encyclopedia



Disk-structure2.svg (SVG file, nominally 600 × 600 pixels, file size: 7 KB)

This image rendered as PNG in other sizes: 200px, 500px, 1000px, 2000px.



This is a file from the Wikimedia Commons. Information from its **description page** there is shown below.

Commons is a freely licensed media file repository. You can help.

Summary

Description

Disk structure showing a track (A), a sector (B), a sector of track (C) and a cluster of sectors (D)

CACHE ↔ DRAM TRANSLATION

- FEW CYCLES
- HARDWARE
- TRANSPARENT TO CPU
READ & WRITE WHOLE ADDR SPACE


VIRTUAL MEMORY

- EXTEND PHYSICAL ADDR SPACE BEYOND
DRAM
- 1 CPU @ 1 GHz
10⁷ ns access time ⇒
10⁷ instructions
- SOFTWARE - OS FUNCTION


University of Idaho

OLD DAYS - PROGRAMMER DID MAPPING

DATA: READ & WRITE BLOCKS



BIG IMPACT ON PROGRAMMER PRODUCTIVITY



CODE: "OVERLAYS"

MOVED TO O/S: VIRTUAL MEMORY


`malloc(sizeof(image))`

TERMINOLOGY

VM - PAGE

PAGE FAULT

{ ADDRESS TRANSLATION
MEMORY MAPPING



PAGE - FIXED SIZE. 1 WORD ID

4096 · 892 BYTES


FRAGMENTATION - WASTED MEMORY

SEGMENT - VARIABLE SIZE


2 WORDS: ID, LENGTH

PAGED SEGMENTS

PAGE = min block size, multiple pages / segment



Paging



Segmentation




Figure B.21 Example of how paging and segmentation divide a program.




Figure B.23 The mapping of a virtual address to a physical address via a page table.

MAPPIING IN SOFTWARE

PAGE TABLE

EX: 32 BIT ADDR SPACE $\Rightarrow 2^{32}$ locations

4 KB pages $\Rightarrow 2^2 \times 2^{10} = 2^{12}$ pages

Page table size:

$$\left(\frac{2^{32}}{2^{12}} \right) 2^2 = 4 \text{ MB}$$



- SIZE OF A CACHE
- SPECIAL CACHE JUST FOR PAGE TABLES
- HARDWARE TO ACCELERATE ADDRESS MAPPING

TLB: TRANSLATION LOOKASIDE BUFFER

University of Idaho

FOUR QUESTIONS

Q1: WHERE CAN WE PLACE A BLOCK
IN MEMORY?



A1: ANYWHERE!
COMPLEXITY NOT AN ISSUE.

Q2: How do we find a block in mem?

A2: PAGE TABLE - TLB

Q3: Which block do we replace?

A3: LRU - optimal use of locality
complex, but who cares?

Q4: What happens on a write?

~~write thru~~ - write as soon as
change occurs

A4: write back - write when we
replace page

long disk access time - prefer
blocks.