

CS 451 / 551 / ECE 541

ADVANCED  
COMPUTER ARCHITECTURE

SESSION no. 10

University of Idaho

## PROJECT PROPOSALS

IN CLASS: DUE TUESDAY OCT 8

FO: .. THURSDAY OCT 10

Email: [class - Proposal - name. {pdf word}]

ECE541

1-2 Pages

- Research project
- Programming / Implementation / Design

What will you research or implement?

• Why is it important?

• What will you learn?

• What sources/resources will you use?

RESEARCH

- Explore a topic in depth
- Emerging trend

IMPLEMENTATION

- Best path to thorough understanding
- Many questions will arise!

# Memory Hierarchy

CPU

G.P. REG  
BANK

FF'S

CACHE

SRAM  
LATCHES

MEM

DRAM

BULK

DISK

FLASH

(VIRTUAL  
MEMORY)

ILLUSION:

FAST, CHEAP,  
LARGE CAP-  
ACITY.

CACHE -


. local, fast,  
temporary  
storage.

. Window on main

MEMORY


PREFER BLOCK

TRANSFERS -



TRANSFER SIZE  
WORDS STARTING  
ADDRESS, FROM  
MEM TO DISK.

WITH DMA



University of Idaho


EXTEND IDEA -

### VIRTUAL MEMORY

e.g. 32 bit address space  $\Rightarrow$  4 GB  
(byte addressable)

- . Have  $\frac{1}{2}$  GB of DRAM
- . Use  $3\frac{1}{2}$  GB on disk, as if it were DRAM

. cache - negotiations in hardware



## CACHE

Cache "blocks" - window on mem

Locality of reference

- Spatial

- Temporal

FIRST - OBSERVATION

SECOND - REFERENCE LOCALITY


- Modular code

Different apps. have different patterns

- SPEC benchmarks


- C → C++ → Java → Python  
JVM

LOAD R0,  
MEM [ADDR]





STORE REQ, MEM [ADDR] , WRITE THROUGH - ALWAYS WRITE TO CACHE & MEM




. WRITE BACK - ONLY WRITE TO CACHE . IF MISS - WRITE BLOCK TO MEM.

. STORE IN MAIN MEM

STORE IN CACHE



i

# DIRECT-MAPPED



University of Idaho

DIRECT-MAPPED A MEMORY BLOCK CAN ONLY GO IN ONE PLACE IN CACH.





LOWER BITS = INDEX INTO CACHE

TAG = UPPER BITS



INDEX = 10 BITS  $\Rightarrow 2^{10} = 1024$  LOCATIONS

TAG = 20 BITS  $\Rightarrow 2^{20} = 1,048,576$  POSSIBILITIES







CACHE



COMPARATOR



A	B	A < B	A <= B
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1




DIRECT MAPPED - SIMPLE MATCHING  
HARDWARE. ~~THE~~ MEMORY ELEMENT  
CAN ONLY BE IN ONE LOCATION  
(INDEX)

CACHE MISSES - ON I.F.

. Pipe lined processor

1. Back up PC - point to instr not  
in cache
2. Command memory read - load  
block to cache.
3. Set valid bit
4. Restart instruction - Now instr is  
in cache (Hit)



MISS

**Figure C.41** The eight-stage pipeline structure of the R4000 uses pipelined instruction and data caches. The pipe stages are labeled and their detailed function is described in the text. The vertical dashed lines represent the stage boundaries as well as the location of pipeline latches. The instruction is actually available at the end of IS, but the tag check is done in RF, while the registers are fetched. Thus, we show the instruction memory as operating through RF. The TC stage is needed for data memory access, since we cannot write the data into the register until we know whether the cache access was a hit or not.

WRITES -

1. WRITE THROUGH - ALWAYS WRITE TO

MAIN MEM & CACHE

- ALWAYS COHERENT
- LOSE <sup>SOME</sup> CACHE BENEFIT, SIMPLE

2. WRITE BACK


- WRITE ONLY TO CACHE
- WRITE BLOCK TO MAIN MEM WHEN NECESSARY.
- MORE CACHE - COMPLEX TO IMPLEMENT.



CAN USING CACHE MAKE CODE RUN

SLOWER?

YES!



- FREQUENTLY CROSS CACHE BOUNDARIES

- MUCH SWAPPING IN & OUT OF MEMORY,

• THRASHING

SOLNS

- COMPILER - PUT CODE IN ONE "ASSOCIATIVE" CACHE BLOCK
- ORGANIZATION - FLEXIBLE BOUNDARIES